




Security Solution In ASIC Design At Front-end And Back-end Phase

Yadong Liu

2021.3.18

Design for Security can be seen as Design Thinking applied to Security



The security needs of the device must be defined with usage and potential threats in mind.

First step is therefore to determine the assets, then the threats and finally all the potential points that may be exposed to an attack (the vulnerabilities)

Each device has its own characteristics and functionalities. Therefore, those definitions are different from one device to another.


- **The considered assets to protect:**
 - Input data
 - Output data
 - Intellectual property
 - Computational power
 - Functionality/Availability
 - User's life...
- **The potential threats**
 - Cyber threats on the device
 - Cyber threats on the service/platform
 - Physical threats on the device...
- **The potential attackers**
 - Their means
 - Their motivations (lucrative, idealistic, revenge, ...)
- **Time in lifecycle**
 - In the factory
 - In the field
 - After decommissioning

Probably good against knights...
Certainly useless against hackers
Not very handy for a Smartphone!



**The security need is the combination of assets, threats and weaknesses.
This definition of the security need is the basis of the design for security.**

Once Security needs have been assessed, they must be rated and addressed



ISO/IEC JTC 1/SC 27/WG 3 **N1652**

REPLACES:

ISO/IEC JTC 1/SC 27/WG 3

Information technology - Security techniques - Security evaluation, testing and specification
Convenership: AENOR, Spain, Vice-convenership: JISC, Japan

DOC TYPE: working draft

TITLE: CO Test for ISO SAE 21434 — Road vehicles — Cybersecurity engineering

SOURCE: ISO TC 22/SC 32/WD 11

J3061.

The Guide for Cybersecurity Systems

ISO/SAE 21434.

Road vehicles — Cybersecurity engineering


NIST Special Publication 800-93
Revision 1

Guide for Conducting
Risk Assessments

NIST


National Institute of
Standards and Technology
U.S. Department of Commerce

List of Known Vulnerabilities: HW Layer



What Kind of Security Are We Talking About?

CYBER ATTACKS REMOTELY




PHYSICAL ATTACKS WITH A PHYSIQUE ACCESS



EXISTING STANDARDS
EVER-EVOLVING THREATS

IMMATURE STANDARDS
UNEXPECTED THREATS
UNKNOWN THREATS

Typical electronic connected device...



Source: PP0084

List of Known Vulnerabilities Per System

Automotive – Smart car example: Multiple layers = multiple risks









-  Bus sniffing
-  SCA
-  FIA
-  Fuzzing
-  Binary analysis
-  Malware injection
-  Unauthorized debug



Figure 1.11 Conceptual diagram of the connected vehicle environment



All layers are impacted!



The targeted heart is ECU device



ECU example

- Cryptography is the art of hiding data in the presence of an adversary.
- Cryptography is the study of securing communication.
- **Main Goals:**
 - **Confidentiality:** Sensitive data can be accessed only by users with good keys
 - **Integrity:** Sensitive data can not be altered (modified) by non authorized parties
 - **Authentication:** Confirm that the sensitive data came from the stated sender
 - **Non-repudiation:** Sensitive data sender can not refute the validity of a statement or contract



Cryptography is robust but Physical Attacks are here ...

Passive Analyses

- Do not interact directly with the target:
 - Exploit a physical property related to the activity of the sensitive data
- Common analyses: SCA (Side-Channel Analyses)

Active Analyses

- Interact directly with the target:
 - Access to the target
 - Perturbate its normal behavior
- Common analyses: FIA (Fault Injection Analyses) / Active Probing (FIB)




voltage glitch



laser



photonic emission analysis




decap



electromagnetic pulse injection



power analysis



- For a unique goal: provoke a fault
- And find a secret information as a key, a signature ...
- Or bypass a sensitive operation as pin code



$2+2=4$



$2+2=3$


TRNG Application

- Authentication
- AES/SM4 IV(Initialization Vector)
- AES/SM4 Masking
- RSA/ECC Key Generation
- RSA Random Modulus/Exponent
- ECC Random Scalar/Projective coordinate




TRNG Standard


- BSI AIS21/31
- NIST SP800/90B
- GM/T0062-2018
- GM/T0078-2020




Self-Timed Ring TRNG



XOR Ring TRNG




MUX Ring TRNG



PUF Criteria

- Robustness(Reliability)
- Randomness(Unpredictability)
- Uniqueness(Individuality)




PUF Type


- SRAM PUF
 - OTP PUF
 - Latch PUF
 - Delay PUF
- etc.



PUF vs NVM ID




Arbiter PUF



Ring Oscillator PUF

- Embedded hardware countermeasures based on Masking
- Implemented at front-end phase



Side-channel leakage \mathcal{L} in a block cipher, unprotected (left), and masked (right)


Where :

- X is the plaintext
- M is the mask

- K is the Key
- w_H the hamming weight.

- Z is the cipher text

- **Detects abnormal environmental change that might have an effect on the circuit's normal operation**
- **One principle:**
 - An artificial path is added in the circuit. It is designed to be critical, and becomes an active probe, that runs at the same velocity than the rest of the circuit




- **Implemented during the back-end phase**

- **Tampering attack**

- Wire micro-probing to read or force an equipotential
- Wire cutting (e.g., non-redundant alarms, entropy source disconnection from a true random number generator)
- Wire re-routing
- Feature removal
- Burnt fuses opening
- Functional modification of the crypto to make it weak (see "bug attack", for instance)
- Altering of the ROM boot code

- Place a mesh over the sensitive portions of the circuit
- Active monitoring the mesh's integrity using random cryptographically-generated patterns to detect integrity violations




- Implemented during the back-end phase

Map Each Threat To Its Solution


Category	Threats	Solution
CRYPTO	SIDE-CHANNEL ATTACKS	TUNABLE CRYPTO
	ATTACKS ON SOFTWARE	SW CRYPTO LIBRARY
	HARMONIC EM ATTACKS	DIGITAL TRNG
ROOT OF TRUST	CLONING, COUNTERFEITING	PHYSICALLY UNCLONABLE FUNCTION (PUF)
	FIRMWARE TAMPERING	BOOT PROTECTION PACK
	REVERSE ENGINEERING	CAMOGATES
	JTAG VIOLATION	SECURE DEBUG
TAMPERING ATTACKS	FAULT INJECTION ATTACKS	DIGITAL SENSOR
	INVASIVE HARDWARE MODIFICATIONS	ACTIVE SHIELD
	EAVESDROPPING	SCRAMBLED BUS
	SYNCHRONIZED ATTACKS	SECURE CLOCK
MEMORY PROTECTION	ROWHAMMER ATTACKS	ANTI ROW-HAMMER
	MEMORY ATTACKS	MEMORY CIPHERING
AI FOR SECURITY	ADVANCED ATTACKS	SMART MONITOR
PROCESSOR SECURITY	CYBER ATTACKS	CYBER ESCORT UNIT

• SECURITY TESTING IN THE LIFE-CYCLE


✓ Embedded cyber system life Cycle and Levels



Verify Your Design All Along The Development



For hardware...



For hardware and software...

SECURE-ic
THE SECURITY SCIENCE COMPANY

Brite | **THANK YOU !**
semiconductor

A World-Leading ASIC Design Solution Provider

Email: sales@britesemi.com

Tel.: +86 21 5037 6566